

CMSC 411

Computer Architecture

Lecture 11

Multi-cycle Processor Design



Lecture's Overview

□ Previous Lecture:

- Processor design steps
(ISA analysis, component selection, datapath assembly, control unit)
- Building a datapath
(Instruction fetch, register transfer requirements)
- Control unit design
(Steps of control design, register transfer logic)
- Single cycle processor
(Advantage and disadvantage, integration of datapath and control)
- Circuit implementation of control unit
(Logic equations, truth tables, combinational circuit)

□ This Lecture

- ➔ Multi-cycle datapath
- ➔ Multi-cycle control



Overview of Processor Design

Design Steps:


1. Analyze instruction set => datapath requirements
2. Select set of datapath components and establish clocking methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that affects the register transfer
5. Assemble the control logic

✓ Applied for single-cycle processor


In today's class we design a multi-cycle processor

Coordination for proper operation


Connections for Information flow



A Single Cycle Processor



Abstract View of single cycle processor




➔ looks like a FSM with PC as a state



What's wrong with our CPI=1 processor?

Arithmetic & Logical



Load



← Critical Path →

Store



Branch




- Long Cycle Time
- All instructions take as much time as the slowest
- Real memory is not so nice as our idealized memory
 - cannot always get the job done in one (short) cycle




Reducing Cycle Time

- ❑ Cut combinational dependency graph and insert register / latch
- ❑ Do same work in two fast cycles, rather than one slow one



Basic Limits on Cycle Time


- Next address logic
 - $PC \leftarrow \text{branch ? } PC + \text{offset} : PC + 4$
- Instruction Fetch
 - $\text{InstructionReg} \leftarrow \text{Mem}[PC]$
- Register Access
 - $A \leftarrow R[\text{rs}]$
- ALU operation
 - $R \leftarrow A + B$




* Slide is courtesy of Dave Patterson

Partitioning the CPI=1 Datapath

Add registers between smallest steps



Example Multi-cycle Datapath



Recall: Step-by-step Processor Design

Step 1: Analyze instruction set => datapath requirements

(ISA => Logical Register Transfers)

Step 2: Select set of datapath components and establish clocking

Step 3: Assemble datapath meeting the requirements

(RTL + Components => Datapath)

Step 4: Analyze implementation of each instruction to determine setting of control points that effects the register transfer

(Datapath + Logical RTs => Physical RTs)

Step 5: Assemble the control logic

(Physical RTs => Control)



Step 4: R-type (add, sub, ...)

inst Logical Register Transfers

ADDU $R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4$


inst Physical Register Transfers

$IR \leftarrow MEM[pc]$

ADDU $A \leftarrow R[rs]; B \leftarrow R[rt]$

$S \leftarrow A + B$

$R[rd] \leftarrow S; PC \leftarrow PC + 4$



* Slide is courtesy of Dave Patterson




Step 4: Logical immediate

inst Logical Register Transfers

ORI $R[rt] \leftarrow R[rs] \text{ OR } zx(Im16);$
 $PC \leftarrow PC + 4$

inst Physical Register Transfers

	$IR \leftarrow MEM[pc]$	
ORI	$A \leftarrow R[rs]; B \leftarrow R[rt]$	
	$S \leftarrow A \text{ or } ZeroExt(Im16)$	
	$R[rt] \leftarrow S;$	$PC \leftarrow PC + 4$



* Slide is courtesy of Dave Patterson


Step 4 : Load

inst Logical Register Transfers

LW $R[rt] \leftarrow MEM(R[rs] + sx(lm16));$
 $PC \leftarrow PC + 4$

inst Physical Register Transfers

$IR \leftarrow MEM[pc]$
 LW $A \leftarrow R[rs]; B \leftarrow R[rt]$
 $S \leftarrow A + SignEx(lm16)$
 $M \leftarrow MEM[S]$
 $R[rd] \leftarrow M; PC \leftarrow PC + 4$




* Slide is courtesy of Dave Patterson

Step 4 : Store

inst Logical Register Transfers

SW
 $MEM(R[rs] + sx(Im16)) \leftarrow R[rt];$
 $PC \leftarrow PC + 4$

<u>inst</u> Physical Register Transfers	
_____	$IR \leftarrow MEM[pc]$
SW	$A \leftarrow R[rs]; B \leftarrow R[rt]$
	$S \leftarrow A + SignEx(Im16);$
	$MEM[S] \leftarrow B \quad PC \leftarrow PC + 4$



* Slide is courtesy of Dave Patterson

Step 4 : Branch

inst Logical Register Transfers


BEQ if $R[rs] == R[rt]$
 then $PC \leftarrow PC + sx(Im16) || 00$
 else $PC \leftarrow PC + 4$

inst Physical Register Transfers

$IR \leftarrow MEM[pc]$
 BEQ|Eq $PC \leftarrow PC + sx(Im16) || 00$


inst Physical Register Transfers

$IR \leftarrow MEM[pc]$
 BEQ|Eq $PC \leftarrow PC + 4$



* Slide is courtesy of Dave Patterson

Multiple Cycle Datapath





Minimizes Hardware: 1 memory, 1 adder




Control Model

- ❑ State specifies control points for Register Transfer
- ❑ Transfer occurs upon exiting state (same falling edge)



Control Spec. for multi-cycle processor




Step 5: Assemble Control


state	op	cond	next state	control points

Truth Table


- Translate physical register transfers into control points
- Assign states
- Then go build the controller



Mapping RTs to Control Points



Assigning States



Detailed Control Specification

State	Op field	Eq	Next	IR	PC en sel	Ops A B	Exec Ex Sr ALU S	Mem R W M	Write-Back M-R Wr Dst
0000	??????	?	0001	1					
0001	BEQ	0	0011			1 1			
0001	BEQ	1	0010			1 1			
0001	R-type	x	0100			1 1			
0001	orl	x	0110			1 1			
0001	LW	x	1000			1 1			
0001	SW	x	1011			1 1			
0010	xxxxxx	x	0000		1 1				
0011	xxxxxx	x	0000		1 0				
R: 0100	xxxxxx	x	0101				0 1 fun 1		
ORi: 0101	xxxxxx	x	0000		1 0				0 1 1
0110	xxxxxx	x	0111				0 0 or 1		
0111	xxxxxx	x	0000		1 0				0 1 0
LW: 1000	xxxxxx	x	1001				1 0 add 1		
1001	xxxxxx	x	1010					1 0 0	
1010	xxxxxx	x	0000		1 0				1 1 0
SW: 1011	xxxxxx	x	1100				1 0 add 1		
1100	xxxxxx	x	0000		1 0			0 1	

-all same in Moore machine



Performance Evaluation

□ What is the average CPI?

→ state diagram gives CPI for each instruction type


→ workload gives frequency of each type

Type	CPI _i for type	Frequency	CPI _i x freq _i
Arith/Logic	4	40%	1.6
Load	5	30%	1.5
Store	4	10%	0.4
branch	3	20%	0.6
			Average CPI:4.1



* Slide is courtesy of Dave Patterson

Time-state Control Path



Conclusion

□ Summary

→ Disadvantages of the Single Cycle Processor

- Long cycle time
- Cycle time is too long for all instructions except the Load

→ Multiple Cycle Processor:

- Divide the instructions into smaller steps
- Execute each step (instead of the entire instruction) in one cycle

→ Control is specified by finite state diagram

→ Follow same 5-step method for designing “real” processor

□ Next Lecture

→ Micro-programmed control

→ Processor exceptions

Read section 4.5 in 5th Ed., or 4.5 in the 4th Ed. of the textbook

